Busque entre los 166285 recursos disponibles en el repositorio
Mostrar el registro sencillo del ítem
dc.date.accessioned | 2012-09-27T20:02:12Z | |
dc.date.available | 2012-09-27T20:02:12Z | |
dc.date.issued | 2007 | |
dc.identifier.uri | http://sedici.unlp.edu.ar/handle/10915/21700 | |
dc.description.abstract | We call BUS to any group of lines whose main purpose its interconnect different devices. One of the most critical problem in digital aplicattions its to establish a fast access communication between peripheral devices. With the intention of diminishing the limitations in the data transfer rate, in year 1992, Intel develops the Standard bus of interconnection of peripheral components (PCI). The PCI Bus, is the most used standard for the development of aplication where work togheter external components to the CPU; this paper discuss the development of my end career project, which raises the implementation of a CORE, intrument that allows to fulfill the highest requirements of the communication protocol PCI, this instrument is implemented on a reprogrammable logic FPGA Board. Also, explain the implement of drivers for testing the development under an operating system, and several visual aplications were created to validate the communication and bidirectional data transfer. At the end of this paper, we measured and studied the results to specify the reasons that allows us to affirm that the development is successful. | en |
dc.format.extent | 159-168 | es |
dc.language | es | es |
dc.subject | computer architecture | en |
dc.subject | System architectures | es |
dc.subject | Interconnection architectures (e.g., common bus, multiport memory, crossbar switch) | es |
dc.subject | PCI Bus | en |
dc.subject | Peripheral control | es |
dc.subject | FPGA | en |
dc.title | Interface PCI para PC compatible | es |
dc.type | Objeto de conferencia | es |
sedici.creator.person | Micolini, Orlando | es |
sedici.creator.person | Damiani, Adriana | es |
sedici.creator.person | Gamarra, Leonardo | es |
sedici.creator.person | Ventre, Luis O. | es |
sedici.description.note | II Workshop de Arquitecturas, Redes y Sistemas Operativos | es |
sedici.subject.materias | Ciencias Informáticas | es |
sedici.subject.materias | Informática | es |
sedici.description.fulltext | true | es |
mods.originInfo.place | Red de Universidades con Carreras en Informática (RedUNCI) | es |
sedici.subtype | Objeto de conferencia | es |
sedici.rights.license | Creative Commons Attribution-NonCommercial-ShareAlike 2.5 Argentina (CC BY-NC-SA 2.5) | |
sedici.rights.uri | http://creativecommons.org/licenses/by-nc-sa/2.5/ar/ | |
sedici.relation.event | XIII Congreso Argentino de Ciencias de la Computación | es |
sedici.description.peerReview | peer-review | es |