Busque entre los 168426 recursos disponibles en el repositorio
Mostrar el registro sencillo del ítem
dc.date.accessioned | 2012-09-27T21:31:58Z | |
dc.date.available | 2012-09-27T21:31:58Z | |
dc.date.issued | 2007 | |
dc.identifier.uri | http://sedici.unlp.edu.ar/handle/10915/21704 | |
dc.description.abstract | Programming embedded devices has been historically a difficult task, involving the learning of the features of a specific device such as the assembly language of a processor. This led to the use of Java in embedded system as a way to improve the development process in such systems. The challenge of using Java in embedded systems was targeted in part, by the research effort of the JOP (Java Optimized Processor) project carried out by Martin Schöeberl [1], at TU Vienna. JOP is a small processor specifically designed for the execution of real-time Java programs. This paper discusses the possibilities and the challenges that arise when I built a CMP (chip multiprocessor) JVM (Java Virtual Machine) based on JOP as part of my thesis to obtain my degree in computer engineering. It describes which hardware modules were necessary to be added in order to achieve shared memory access and a proper synchronization of the processors. Then, the problem of scheduling multiple threads on multiple processors and meeting the requirements imposed by the JMM (Java Memory Model) is discussed. All the proposed solutions use a simplistic approach and serve as a baseline for further research. Finally, a brief description of an implementation of the system in a FPGA (field programmable gate array) is given. | en |
dc.format.extent | 204-212 | es |
dc.language | en | es |
dc.subject | Multiple Data Stream Architectures (Multiprocessors) | es |
dc.subject | Real time | es |
dc.subject | Real-time systems and embedded systems | es |
dc.title | Using JOP to build a chip multiprocessor JVM for embedded realtime systems | es |
dc.type | Objeto de conferencia | es |
sedici.creator.person | Andreotti, José Pablo A. | es |
sedici.description.note | II Workshop de Arquitecturas, Redes y Sistemas Operativos | es |
sedici.subject.materias | Ciencias Informáticas | es |
sedici.subject.materias | Informática | es |
sedici.description.fulltext | true | es |
mods.originInfo.place | Red de Universidades con Carreras en Informática (RedUNCI) | es |
sedici.subtype | Objeto de conferencia | es |
sedici.rights.license | Creative Commons Attribution-NonCommercial-ShareAlike 2.5 Argentina (CC BY-NC-SA 2.5) | |
sedici.rights.uri | http://creativecommons.org/licenses/by-nc-sa/2.5/ar/ | |
sedici.relation.event | XIII Congreso Argentino de Ciencias de la Computación | es |
sedici.description.peerReview | peer-review | es |