In this paper a slightly modification is proposed to the original Wong and Gotos ATA method for the computation of elementary functions in IEEE 754 single precision. The identification of a trade-off leads to the proposition of a different chunk of the mantissa that in turn brings a reduction in the length of the tables. Results are reported for usual elementary functions based on exhaustive simulations. A mixed framework including VHDL and Matlab R is used for those simulations.
Información general
Fecha de publicación:octubre 2003
Idioma del documento:Inglés
Revista:Journal of Computer Science & Technology; vol. 3, no. 2
Excepto donde se diga explícitamente, este item se publica bajo la siguiente licencia Creative Commons Attribution-NonCommercial 3.0 Unported (CC BY-NC 3.0)